All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Utilizing the Bulk-driven Technique in Analog Circuit Design.

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26220%2F10%3APU86084" target="_blank" >RIV/00216305:26220/10:PU86084 - isvavai.cz</a>

  • Alternative codes found

    RIV/60162694:G43__/10:00421723

  • Result on the web

  • DOI - Digital Object Identifier

Alternative languages

  • Result language

    angličtina

  • Original language name

    Utilizing the Bulk-driven Technique in Analog Circuit Design.

  • Original language description

    The last few decades, a great deal of attention has been paid to low-voltage (LV) low-power (LP) integrated circuits design since the power consumption has become a critical issue. Among many techniques used for the design of LV LP analog circuits, the Bulk-driven principle offers a promising route towards this design for many aspects mainly the simplicity and using the conventional MOS technology to implement these designs. This paper is devoted to the Bulk-driven (BD) principle and utilizing this principle to design LV LP building blocks of Current Mirror (CM), Enhanced Current Mirror (ECM), Operational Transconductance Amplifier (OTA), Current Conveyor (CCII) and Current Differencing Transconductance Amplifier (CDTA) in standard CMOS processes and supply voltage +-0.7V. The simulation results have been carried out by the Spice simulator using the 0.25u CMOS technology from TSMC.

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

    JA - Electronics and optoelectronics

  • OECD FORD branch

Result continuities

  • Project

  • Continuities

    Z - Vyzkumny zamer (s odkazem do CEZ)

Others

  • Publication year

    2010

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

  • ISBN

    978-1-4244-6610-8

  • ISSN

  • e-ISSN

  • Number of pages

    4

  • Pages from-to

  • Publisher name

    Neuveden

  • Place of publication

    Vienna, Austria

  • Event location

    Vienna

  • Event date

    Apr 14, 2010

  • Type of event by nationality

    WRD - Celosvětová akce

  • UT code for WoS article