All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Novel Low-Voltage Ultra-Low-Power DVCC Based on Floating-Gate Folded Cascode OTA

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26220%2F11%3APU92544" target="_blank" >RIV/00216305:26220/11:PU92544 - isvavai.cz</a>

  • Result on the web

    <a href="http://www.sciencedirect.com/science/article/pii/S0026269211001042" target="_blank" >http://www.sciencedirect.com/science/article/pii/S0026269211001042</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1016/j.mejo.2011.05.001" target="_blank" >10.1016/j.mejo.2011.05.001</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Novel Low-Voltage Ultra-Low-Power DVCC Based on Floating-Gate Folded Cascode OTA

  • Original language description

    In this paper, novel low-voltage ultra-low-power differential voltage current conveyor (DVCC) based on folded cascode operational transconductance amplifier OTA with only one differential pairs floating-gate MOS transistor (FG-MOST) is presented. The main features of the proposed conveyor are design simplicity; rail-to-rail input voltage swing capability at a low supply voltage of +-0.5 V and ultra-low-power consumption of mere 10 uW. Thanks to these features, the proposed circuit could be successfully employed in a wide range of low-voltage ultra-low-power analog signal processing applications. Implementation of new multifunction frequency filter based on the proposed FG-DVCC is presented in this paper to take the advantages of the properties of the proposed circuit. PSpice simulation results using 0.18 um CMOS technology are included as well to validate the functionality of the proposed circuit.

  • Czech name

  • Czech description

Classification

  • Type

    J<sub>x</sub> - Unclassified - Peer-reviewed scientific article (Jimp, Jsc and Jost)

  • CEP classification

    JA - Electronics and optoelectronics

  • OECD FORD branch

Result continuities

  • Project

    Result was created during the realization of more than one project. More information in the Projects tab.

  • Continuities

    Z - Vyzkumny zamer (s odkazem do CEZ)

Others

  • Publication year

    2011

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Name of the periodical

    Microelectronics Journal

  • ISSN

    0026-2692

  • e-ISSN

  • Volume of the periodical

    2011 (42)

  • Issue of the periodical within the volume

    8, IF:0.91

  • Country of publishing house

    NL - THE KINGDOM OF THE NETHERLANDS

  • Number of pages

    8

  • Pages from-to

    1010-1017

  • UT code for WoS article

    000293813600007

  • EID of the result in the Scopus database