On Reliability Enhancement Using Adaptive Core Voltage Scaling and Variations on TSMC 28nm LP process FPGAs
The result's identifiers
Result code in IS VaVaI
<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F46747885%3A24220%2F14%3A%230003132" target="_blank" >RIV/46747885:24220/14:#0003132 - isvavai.cz</a>
Result on the web
<a href="http://www.median-project.eu/wp-content/uploads/p4.pdf" target="_blank" >http://www.median-project.eu/wp-content/uploads/p4.pdf</a>
DOI - Digital Object Identifier
—
Alternative languages
Result language
angličtina
Original language name
On Reliability Enhancement Using Adaptive Core Voltage Scaling and Variations on TSMC 28nm LP process FPGAs
Original language description
This paper is about On Reliability Enhancement Using Adaptive Core Voltage Scaling and Variations on TSMC 28nm LP process FPGAs
Czech name
—
Czech description
—
Classification
Type
O - Miscellaneous
CEP classification
JC - Computer hardware and software
OECD FORD branch
—
Result continuities
Project
<a href="/en/project/LD13019" target="_blank" >LD13019: Improvement in Reliability of Nano-scale circuits</a><br>
Continuities
P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)<br>S - Specificky vyzkum na vysokych skolach
Others
Publication year
2014
Confidentiality
S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů