All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Image Processing of Composite Video with FPGA Programmable Logic

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F61989100%3A27240%2F16%3A86100209" target="_blank" >RIV/61989100:27240/16:86100209 - isvavai.cz</a>

  • Result on the web

    <a href="http://www.sciencedirect.com/science/article/pii/S2405896316327161/pdf?md5=02d7b6eb1e0548889ad03b2915d9e111&pid=1-s2.0-S2405896316327161-main.pdf" target="_blank" >http://www.sciencedirect.com/science/article/pii/S2405896316327161/pdf?md5=02d7b6eb1e0548889ad03b2915d9e111&pid=1-s2.0-S2405896316327161-main.pdf</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1016/j.ifacol.2016.12.078" target="_blank" >10.1016/j.ifacol.2016.12.078</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Image Processing of Composite Video with FPGA Programmable Logic

  • Original language description

    Described project presents a hardware solution of Image Processing Unit based on a Spartan-6 FPGA programmable logic. The unit consists of a digitizing videoconverter module, NEXYS 3 board with FPGA (Digilent, 2013) and a color TFT touch screen display (Digilent, 2011). As the video source for the videoconverter serves a composite video output from the Canon MV530i camcorder (Canon-europe, 2002). The output of the video converter is in parallel ITU-BT.656 data format. The video processing unit implements several functions which include conversion to RGB colors, Grayscale, Black and White, Sepia and Edge Detector. The complete FPGA logic is designed in VHDL and many modules are in the form of parameterized IP cores. The resulting video is demonstrated on the TFT display, which also serves for controlling the implemented functions. The project was created for educational purposes as demonstration of video signal processing on FPGA. (C) 2016

  • Czech name

  • Czech description

Classification

  • Type

    J<sub>x</sub> - Unclassified - Peer-reviewed scientific article (Jimp, Jsc and Jost)

  • CEP classification

    JA - Electronics and optoelectronics

  • OECD FORD branch

Result continuities

  • Project

  • Continuities

    S - Specificky vyzkum na vysokych skolach

Others

  • Publication year

    2016

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Name of the periodical

    IFAC-PapersOnLine. Volume 48, Issue 4

  • ISSN

    2405-8963

  • e-ISSN

  • Volume of the periodical

    49

  • Issue of the periodical within the volume

    25

  • Country of publishing house

    GB - UNITED KINGDOM

  • Number of pages

    5

  • Pages from-to

    482-486

  • UT code for WoS article

  • EID of the result in the Scopus database

    2-s2.0-85007012695