All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Unleashing the Performance of ccNUMA Multiprocessor Architectures in Heterogeneous Stencil Computations

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F68145535%3A_____%2F18%3A00495450" target="_blank" >RIV/68145535:_____/18:00495450 - isvavai.cz</a>

  • Result on the web

    <a href="https://link.springer.com/content/pdf/10.1007%2Fs11227-018-2460-0.pdf" target="_blank" >https://link.springer.com/content/pdf/10.1007%2Fs11227-018-2460-0.pdf</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1007/s11227-018-2460-0" target="_blank" >10.1007/s11227-018-2460-0</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Unleashing the Performance of ccNUMA Multiprocessor Architectures in Heterogeneous Stencil Computations

  • Original language description

    This paper meets the challenge of harnessing the heterogeneous communication architecture of ccNUMA multiprocessors for heterogeneous stencil computations, an important example of which is the Multidimensional Positive Definite Advection Transport Algorithm (MPDATA). We propose a method for optimization of parallel implementation of heterogeneous stencil computations that is a combination of the islands-of-core strategy and ((Formula presented.))D decomposition. The method allows a flexible management of the trade-off between computation and communication costs in accordance with features of modern ccNUMA architectures. Its efficiency is demonstrated for the implementation of MPDATA on the SGI UV 2000 and UV 3000 servers, as well as for 2- and 4-socket ccNUMA platforms based on various Intel CPU architectures, including Skylake, Broadwell, and Haswell.

  • Czech name

  • Czech description

Classification

  • Type

    J<sub>SC</sub> - Article in a specialist periodical, which is included in the SCOPUS database

  • CEP classification

  • OECD FORD branch

    10201 - Computer sciences, information science, bioinformathics (hardware development to be 2.2, social aspect to be 5.8)

Result continuities

  • Project

  • Continuities

    I - Institucionalni podpora na dlouhodoby koncepcni rozvoj vyzkumne organizace

Others

  • Publication year

    2018

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Name of the periodical

    Journal of Supercomputing

  • ISSN

    0920-8542

  • e-ISSN

  • Volume of the periodical

    2018

  • Issue of the periodical within the volume

    June 2018

  • Country of publishing house

    DE - GERMANY

  • Number of pages

    13

  • Pages from-to

    1-13

  • UT code for WoS article

  • EID of the result in the Scopus database

    2-s2.0-85048952902