All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F68407700%3A21230%2F14%3A00221848" target="_blank" >RIV/68407700:21230/14:00221848 - isvavai.cz</a>

  • Result on the web

    <a href="http://dx.doi.org/10.7873/DATE2014.062" target="_blank" >http://dx.doi.org/10.7873/DATE2014.062</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.7873/DATE2014.062" target="_blank" >10.7873/DATE2014.062</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems

  • Original language description

    Existing memory subsystems and TDM NoCs for real-time systems are optimized independently in terms of cost and performance by configuring their arbiters according to the bandwidth and/or latency requirements of their clients. However, when they are usedin conjunction, and run in different clock domains, i.e. they are decoupled, there exists no structured methodology to select the NoC interface width and operating frequency for minimizing area and/or power consumption. Moreover, the multiple arbitrationpoints, one in the NoC and the other in the memory subsystem, introduce additional overhead in the worst-case guaranteed latency. These makes it hard to design cost-efficient real-time systems. The three main contributions in this paper are: (1) We present a novel methodology to couple any existing TDM NoC with a realtime memory controller and compute the different NoC interface width and operating frequency combinations for minimal area and/or power consumption. (2) For two different T

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

    JC - Computer hardware and software

  • OECD FORD branch

Result continuities

  • Project

    <a href="/en/project/EE2.3.30.0034" target="_blank" >EE2.3.30.0034: Support of inter-sectoral mobility and quality enhancement of research teams at Czech Technical University in Prague</a><br>

  • Continuities

    P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)

Others

  • Publication year

    2014

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    Proceedings of the 2014 Design, Automation & Test in Europe Conference & Exhibition

  • ISBN

    978-3-9815370-2-4

  • ISSN

    1530-1591

  • e-ISSN

  • Number of pages

    6

  • Pages from-to

    1-6

  • Publisher name

    IEEE

  • Place of publication

    Piscataway

  • Event location

    Drážďany

  • Event date

    Mar 24, 2014

  • Type of event by nationality

    WRD - Celosvětová akce

  • UT code for WoS article