All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Programmable delay controller allowing frequency synthesis and arbitrary binary waveform generation

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F68407700%3A21340%2F13%3A00214180" target="_blank" >RIV/68407700:21340/13:00214180 - isvavai.cz</a>

  • Result on the web

    <a href="http://dx.doi.org/10.1109/EFTF-IFC.2013.6702147" target="_blank" >http://dx.doi.org/10.1109/EFTF-IFC.2013.6702147</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1109/EFTF-IFC.2013.6702147" target="_blank" >10.1109/EFTF-IFC.2013.6702147</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Programmable delay controller allowing frequency synthesis and arbitrary binary waveform generation

  • Original language description

    Design of a programmable delay controller (PDC) within an aerospace-compatible field-programmable gate array (FPGA) fabric is presented. Although PDC is a common digital block nowadays, the possibility to use it for low-jitter arbitrary frequency generation constrained only by minimum edge-to-edge time still seems to be uncovered. The novel idea of the developed PDC is seamless line delay switching at sampling frequencies corresponding to the generated output frequency, unleashing a possibility of arbitrary binary waveform (frequency) generation. The maximum frequency is constrained only by the FPGA fabric performance, and by idle delay of available multiplexers. Glitch-free operation with no unintentional edges is employed for proper PDC control signal switching. The overall output signal jitter is composed solely of the jitter of input signal and propagation jitter of the delay elements (?max = 4.1 ps RMS). Measured resolution of the PDC is ???max/2 = ?7.5 ps. Measured temperature dr

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

    JB - Sensors, detecting elements, measurement and regulation

  • OECD FORD branch

Result continuities

  • Project

  • Continuities

    S - Specificky vyzkum na vysokych skolach<br>I - Institucionalni podpora na dlouhodoby koncepcni rozvoj vyzkumne organizace

Others

  • Publication year

    2013

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    2013 Joint European Frequency and Time Forum and International Frequency Control Symposium (EFTF/IFC)

  • ISBN

    978-1-4799-0342-9

  • ISSN

  • e-ISSN

  • Number of pages

    4

  • Pages from-to

    192-195

  • Publisher name

    IEEE Ultrasonics, Ferroelectrics, and Frequency Control Society

  • Place of publication

    Piscataway

  • Event location

    Prague

  • Event date

    Jul 21, 2013

  • Type of event by nationality

    EUR - Evropská akce

  • UT code for WoS article