All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

A compact power-efficient 0.5 V fully differential difference amplifier

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F68407700%3A21460%2F19%3A00340708" target="_blank" >RIV/68407700:21460/19:00340708 - isvavai.cz</a>

  • Alternative codes found

    RIV/00216305:26220/19:PU131713

  • Result on the web

    <a href="https://doi.org/10.1016/j.aeue.2019.04.007" target="_blank" >https://doi.org/10.1016/j.aeue.2019.04.007</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1016/j.aeue.2019.04.007" target="_blank" >10.1016/j.aeue.2019.04.007</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    A compact power-efficient 0.5 V fully differential difference amplifier

  • Original language description

    This brief presents a novel compact CMOS Fully Differential Difference Amplifier (FDDA) structure suitable for extremely low-voltage low-power applications. Unlike the conventional FB-DDAs that employ two differential pairs, the proposed structure employs one differential pair of multiple-input bulk driven MOS transistor (MI-BD MOST) that results in reduced count of current branches and, consequently, of power consumption. The proposed FDDA has the simplest CMOS structure presented in the literature so far. Furthermore, while the voltage supply is 0.5 V and the power consumption is 246.6 nW the circuit enjoys rail-to-rail input common mode range (ICMR), high common mode rejection ratio (CMRR) of 100.3 dB @ DC, power supply rejection ratio (PSRR) of 127.8 dB@ DC, voltage gain of 61.4 dB and gain bandwidth product of 6.98 kHz for 30 pF capacitive load. The total harmonic distortion (THD) is less than 0.08% for 500 mV/1 kHz input sine wave signal. The circuit was designed and simulated in Cadence/Spectre environment using 0.18 mu m CMOS process from TSMC. (C) 2019 Elsevier GmbH. All rights reserved.

  • Czech name

  • Czech description

Classification

  • Type

    J<sub>imp</sub> - Article in a specialist periodical, which is included in the Web of Science database

  • CEP classification

  • OECD FORD branch

    20201 - Electrical and electronic engineering

Result continuities

  • Project

  • Continuities

    I - Institucionalni podpora na dlouhodoby koncepcni rozvoj vyzkumne organizace

Others

  • Publication year

    2019

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Name of the periodical

    AEU-International Journal of Electronics and Communications

  • ISSN

    1434-8411

  • e-ISSN

    1618-0399

  • Volume of the periodical

    105

  • Issue of the periodical within the volume

    2019

  • Country of publishing house

    DE - GERMANY

  • Number of pages

    7

  • Pages from-to

    71-77

  • UT code for WoS article

    000469308400009

  • EID of the result in the Scopus database