All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Filters

254 049 (0,312s)

Result

Extended Precision Logarithmic Arithmetic.

Presentation of technique with which arithemtic implemented in the Logarithmic Number System may be performed at considerably higher precision than normally available at 32 bits, with little additional HW or execution time....

JC - Počítačový hardware a software

  • 2001
  • D
Result

Logarithmic number system and floating-point arithmetics an FPGA.

An introduction to a logarithmic number system (LNS) is presented. Range and procision of this arithmetic is briefly discussed. We show that the LNS arithmetics is suitable for a FPGA implementation. A case study will compa...

JC - Počítačový hardware a software

  • 2003
  • D
Result

Analysis of the LNS implementation of the fast affline projection algorithms.

It has been shown that a 32-bit logaritmic arithmetic unit can operate faster than, and maintain the accurancy of, a 32-bit floating point unit. It uses the logarithmic number system (LNS), in which a real number i...

JC - Počítačový hardware a software

  • 2002
  • D
Result

FPGA implementation of logarithmic unit core.

Implementation of floatig point in FPGA (Field Programmable Gate Arrays) is not easy. Paper presents FPGA core which implements these operations by representation of floating point numbers as 32-bit integer (fixed point) logarithm. ...

JC - Počítačový hardware a software

  • 2001
  • D
Result

Implementation of Error-Feedback RLS Lattice on Virtex using logarithmic arithmetic.

The LNS implementation of the Error-Feedback RLS Lattice algorithm in FPGA offers better speed than C30/C40 DSP floating-point and provides low- cost, efficient solution for different system on chip applications. We have demonstrated, that o...

JC - Počítačový hardware a software

  • 2001
  • D
Result

Architecture design for FPGA implementation of finite interval CMA

In the paper, we present the architecture design of the Finite Interval Constant Modulus Algorithm (FI-CMA) for FPGA implementation. For floating point calculations required in the algorithm we use the library based on the Logarithmic Nu...

BD - Teorie informace

  • 2004
  • D
Result

There are no Diophantine quadruples of Fibonacci numbers

We show that there is no Diophantine quadruple, that is, a set {a1,a2,a3,a4} of four positive integers such that aiaj+1 is a square for all 1≤i<j≤4, consisting of Fibonacci numbers....

Pure mathematics

  • 2018
  • Jimp
  • Link
Result

Fibonacci Numbers with a Prescribed Block of Digits

In this paper, we prove that F_{22} = 17711 is the largest Fibonacci number whose decimal expansion is of the form ab...bc...c. The proof uses lower bounds for linear forms in three logarithms of algebraic numbers and some ...

Pure mathematics

  • 2020
  • Jimp
  • Link
Result

Pipelined implementations of the A Priory Error-Feedback LSL algorithm using logarithmic arithmetic.

In this paper we present several implementations of the Modified A Priori Error-Feedback LSL (EF-LSL) algorithm on the Virtex FPGA. Its computational parallelism and pipelinabilty are important advantages. Internally, the computations are based on th...

JC - Počítačový hardware a software

  • 2002
  • D
Result

Speculatively Redundant Continued Logarithm Representation

Continued logarithms, as originally introduced by Gosper, represent a means for exact rational arithmetic, but their application to exact real arithmetic is limited solves the problem of real number computability, preserves most of ...

Computer sciences, information science, bioinformathics (hardware development to be 2.2, social aspect to be 5.8)

  • 2010
  • Jimp
  • Link
  • 1 - 10 out of 254 049