All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

XSBench on FPGAs using Intel oneAPI

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216224%3A14330%2F24%3A00137349" target="_blank" >RIV/00216224:14330/24:00137349 - isvavai.cz</a>

  • Result on the web

    <a href="https://www.epj-conferences.org/articles/epjconf/abs/2024/12/epjconf_snamc2024_04007/epjconf_snamc2024_04007.html" target="_blank" >https://www.epj-conferences.org/articles/epjconf/abs/2024/12/epjconf_snamc2024_04007/epjconf_snamc2024_04007.html</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1051/epjconf/202430204007" target="_blank" >10.1051/epjconf/202430204007</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    XSBench on FPGAs using Intel oneAPI

  • Original language description

    Field-Programmable Gate Arrays (FPGAs) are becoming an interesting component for heterogeneous computing systems in the post-Moore era thanks to their reconfigurable nature. The current generation of FPGAs includes specialized hard blocks for floating point operations, making them attractive for scientific computing. FPGA programming has historically been done in hardware description languages, which required a deep understanding of hardware design. Emerging high-level synthesis tools, such as Intel oneAPI and AMD Vitis™, provide a more common programming environment for FPGAs. In this paper, we explore the capabilities of FPGAs for acceleration in the context of nuclear particle transport simulators. As a case study, we implement XS-Bench in Intel oneAPI targeting FPGAs, including basic optimizations. We then compare the performance of Intel Stratix10 FPGA and Intel Xeon CPU-based systems and evaluate the viability of FPGA use in heterogeneous systems.

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

  • OECD FORD branch

    10201 - Computer sciences, information science, bioinformathics (hardware development to be 2.2, social aspect to be 5.8)

Result continuities

  • Project

  • Continuities

    S - Specificky vyzkum na vysokych skolach

Others

  • Publication year

    2024

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    EPJ Web of Conferences

  • ISBN

  • ISSN

    2100-014X

  • e-ISSN

    2100-014X

  • Number of pages

    9

  • Pages from-to

    1-9

  • Publisher name

    EDP Sciences

  • Place of publication

    Francie

  • Event location

    Paříž, Francie

  • Event date

    Oct 20, 2024

  • Type of event by nationality

    WRD - Celosvětová akce

  • UT code for WoS article

    001368146400032