All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Design and Implementation of a Low Power Area Efficient Bfloat16 based CORDIC Processor

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216275%3A25530%2F22%3A39919616" target="_blank" >RIV/00216275:25530/22:39919616 - isvavai.cz</a>

  • Result on the web

    <a href="https://ieeexplore.ieee.org/document/9764911/" target="_blank" >https://ieeexplore.ieee.org/document/9764911/</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1109/RADIOELEKTRONIKA54537.2022.9764911" target="_blank" >10.1109/RADIOELEKTRONIKA54537.2022.9764911</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Design and Implementation of a Low Power Area Efficient Bfloat16 based CORDIC Processor

  • Original language description

    Coordinate Rotation Digital Computer (CORDIC) algorithm has a great advantage in hardware based implementation because of its simple architecture. It employs shifter and adder for hardware implementation. The major issue with a CORDIC algorithm is the linear dependence of convergence on the number of iterations. Each iteration performs shift and addition or subtraction operations, due to this there is a trade off between area and delay. Also, the floating-point representation of angles would also increase the area and power. The main aim of this work is to implement a low power and area efficient bfloat16 based on a CORDIC algorithm. The proposed hardware module consumes 3.2x and 3.38x less area and power compared to a single-precision floating-point based CORDIC implementation. The result of the proposed module has been verified on a Zynq evaluation FPGA board.

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

  • OECD FORD branch

    20202 - Communication engineering and systems

Result continuities

  • Project

    <a href="/en/project/LTAIN19100" target="_blank" >LTAIN19100: Smart contactless technology development for smart fencing</a><br>

  • Continuities

    P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)

Others

  • Publication year

    2022

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    2022 32ND INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA)

  • ISBN

    978-1-72818-686-3

  • ISSN

  • e-ISSN

  • Number of pages

    6

  • Pages from-to

    185-190

  • Publisher name

    IEEE

  • Place of publication

    NEW YORK

  • Event location

    Kosice

  • Event date

    Apr 21, 2022

  • Type of event by nationality

    CST - Celostátní akce

  • UT code for WoS article

    000856002200039