Analogue Implementation of a Fractional-Order PI^{lambda} Controller for DC Motor Speed Control
Result description
In this paper, an approach to design a fractional-order integral operator s(lambda) where -1 < lambda <0, using an analogue technique, is presented. The integrator with a constant phase angle -80.1 degree (i.e. order lambda = -0.89), bandwidth greater than 3 decades, and maximum relative phase error 1.38% is designed by cascade connection of first-order bilinear transfer segments and first-order low-pass filter. The performance of suggested realization is demonstrated in a fractional-order proportional-integral (FOPI lambda) controller described with proportional constant 1.37 and integration constant 2.28. The design specification corresponds to a speed control system of an armature controlled DC motor, which is often used in mechatronic and other fields of control theory. The behavior of both proposed analogue circuits employing two-stage Op-Amps is confirmed by SPICE simulations using TSMC 0.18 mu m level-7 LA) EN SCN018 CMOS process parameters with +/- 0.9 V supply voltages.
Keywords
fractional calculusfractional-order integratorFOPI lambda controllerDC motortwo-stage Op-Amp
The result's identifiers
Result code in IS VaVaI
Result on the web
DOI - Digital Object Identifier
Alternative languages
Result language
angličtina
Original language name
Analogue Implementation of a Fractional-Order PI^{lambda} Controller for DC Motor Speed Control
Original language description
In this paper, an approach to design a fractional-order integral operator s(lambda) where -1 < lambda <0, using an analogue technique, is presented. The integrator with a constant phase angle -80.1 degree (i.e. order lambda = -0.89), bandwidth greater than 3 decades, and maximum relative phase error 1.38% is designed by cascade connection of first-order bilinear transfer segments and first-order low-pass filter. The performance of suggested realization is demonstrated in a fractional-order proportional-integral (FOPI lambda) controller described with proportional constant 1.37 and integration constant 2.28. The design specification corresponds to a speed control system of an armature controlled DC motor, which is often used in mechatronic and other fields of control theory. The behavior of both proposed analogue circuits employing two-stage Op-Amps is confirmed by SPICE simulations using TSMC 0.18 mu m level-7 LA) EN SCN018 CMOS process parameters with +/- 0.9 V supply voltages.
Czech name
—
Czech description
—
Classification
Type
D - Article in proceedings
CEP classification
—
OECD FORD branch
20201 - Electrical and electronic engineering
Result continuities
Project
LTC18022: Analogue fractional systems, their synthesis and analysis
Continuities
P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)
Others
Publication year
2019
Confidentiality
S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů
Data specific for result type
Article name in the collection
Proceedings of the 2019 IEEE 28th International Symposium on Industrial Electronics (ISIE), Vancouver, Canada
ISBN
978-1-7281-3666-0
ISSN
—
e-ISSN
—
Number of pages
6
Pages from-to
467-472
Publisher name
IEEE
Place of publication
NEW YORK
Event location
Vancouver
Event date
Jun 12, 2019
Type of event by nationality
WRD - Celosvětová akce
UT code for WoS article
000500998700070
Basic information
Result type
D - Article in proceedings
OECD FORD
Electrical and electronic engineering
Year of implementation
2019