All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

A Design Space Exploration Scheme for High-Level Synthesis Systems

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26230%2F02%3APU36194" target="_blank" >RIV/00216305:26230/02:PU36194 - isvavai.cz</a>

  • Result on the web

  • DOI - Digital Object Identifier

Alternative languages

  • Result language

    angličtina

  • Original language name

    A Design Space Exploration Scheme for High-Level Synthesis Systems

  • Original language description

    This paper describes a design exploration methodology that includes scheduling, module selection and clock cycle determination. The underlying methodology is constructed from one preliminary step and three main phases that allow improving every phase independently from the others without affecting their results, as well as it allows incorporation of the proposed techniques in any high-level synthesis system. The method starts by resource-constrained scheduling algorithm, which incorporates a local explooration mechanism to explore the design points so that each change in the resource set is considered as one point in the design space, which need to be further explored during the module selection step. Then during the module selection phase, the methodology systematically explores several combinations of hardware resource configurations (modules configuration set) that are satisfying time constraints and reports the optimal set with a minimum design area to the designer. Finally, clock

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

    JC - Computer hardware and software

  • OECD FORD branch

Result continuities

  • Project

    <a href="/en/project/GA102%2F01%2F1531" target="_blank" >GA102/01/1531: Formal approaches in digital circuit diagnostics - testable design verification</a><br>

  • Continuities

    Z - Vyzkumny zamer (s odkazem do CEZ)

Others

  • Publication year

    2002

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    Proceedings of 36th International Conference MOSIS '02 Modelling and Simulation of Systems

  • ISBN

    80-85988-71-2

  • ISSN

  • e-ISSN

  • Number of pages

    8

  • Pages from-to

    305-312

  • Publisher name

    Neuveden

  • Place of publication

    Ostrava

  • Event location

    Rožnov pod Radhoštěm

  • Event date

    Apr 22, 2002

  • Type of event by nationality

    WRD - Celosvětová akce

  • UT code for WoS article