All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Scan Time Reduction of PLCs by Dedicated Parallel-Execution Multiple PID Controllers Using an FPGA

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F61989100%3A27230%2F22%3A10250056" target="_blank" >RIV/61989100:27230/22:10250056 - isvavai.cz</a>

  • Result on the web

    <a href="https://www.mdpi.com/1424-8220/22/12/4584" target="_blank" >https://www.mdpi.com/1424-8220/22/12/4584</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.3390/s22124584" target="_blank" >10.3390/s22124584</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Scan Time Reduction of PLCs by Dedicated Parallel-Execution Multiple PID Controllers Using an FPGA

  • Original language description

    A programmable logic controller (PLC) executes a ladder diagram (LD) using input and output modules. An LD also has PID controller function blocks. It contains as many PID function blocks as the number of process parameters to be controlled. Adding more process parameters slows down PLC scan time. Process parameters are measured as analog signals. The analog input module in the PLC converts these analog signals into digital signals and forwards them to the PID controller as inputs. In this research work, a field-programmable gate array (FPGA)-based multiple PID controller is proposed to retain PLC scan time at a lower value. Concurrent execution of multiple PID controllers was assured by assigning separate FPGA hardware resources for every PID controller. Digital input to the PID controller is routed by the novel idea of analog to digital conversion (ADC), performed using a digital to analog converter (DAC), comparator, and FPGA. ADC combined with dedicated PID controller logic in an FPGA for every closed-loop control system confirms concurrent execution of multiple PID controllers. The time required to execute two closed-loop controls was identified as 18.96000004 ms. This design can be used either with or without a PLC.

  • Czech name

  • Czech description

Classification

  • Type

    J<sub>imp</sub> - Article in a specialist periodical, which is included in the Web of Science database

  • CEP classification

  • OECD FORD branch

    20301 - Mechanical engineering

Result continuities

  • Project

  • Continuities

    S - Specificky vyzkum na vysokych skolach

Others

  • Publication year

    2022

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Name of the periodical

    Sensors

  • ISSN

    1424-3210

  • e-ISSN

    1424-8220

  • Volume of the periodical

    22

  • Issue of the periodical within the volume

    12

  • Country of publishing house

    CH - SWITZERLAND

  • Number of pages

    17

  • Pages from-to

    nestrankovano

  • UT code for WoS article

    000816254800001

  • EID of the result in the Scopus database

    2-s2.0-85132310936