Graphical Framework for Digital Systems Design

Result code in IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F61989100%3A27240%2F04%3A00011331" target="_blank" >RIV/61989100:27240/04:00011331 - isvavai.cz</a>

Result on the web

—

DOI - Digital Object Identifier

—

Result language

angličtina

Original language name

Graphical Framework for Digital Systems Design

Original language description

In this paper a framework design solution for digital systems design is presented. The framework uses the Simulink software as a standard design entry tool. The key role in the Framework design plays the netlist compiler, which is a stand-alone programm,created in C++. Although the Framework has been primary designated for general digital systems, presently it assumes to be used for creating the parallel systems with distributed memory and can be targetted to powerful FPGA devices. So the computing systems designed in the Framework are naturally synchronnous and the language finally used for describing the system is the VHDL. The Simulink software together with a designed netlist compiler constitutes an Integrated Development Environment (IDE).

Czech name

Grafický framework pro návrh číslicových obvodů

Czech description

In this paper a framework design solution for digital systems design is presented. The framework uses the Simulink software as a standard design entry tool. The key role in the Framework design plays the netlist compiler, which is a stand-alone programm,created in C++. Although the Framework has been primary designated for general digital systems, presently it assumes to be used for creating the parallel systems with distributed memory and can be targetted to powerful FPGA devices. So the computing systems designed in the Framework are naturally synchronnous and the language finally used for describing the system is the VHDL. The Simulink software together with a designed netlist compiler constitutes an Integrated Development Environment (IDE).

Type

D - Article in proceedings

CEP classification

JD - Use of computers, robotics and its application

OECD FORD branch

—

Project

<a href="/en/project/GP102%2F02%2FP049" target="_blank" >GP102/02/P049: Flexible graphical development system design and development for creating the VHDL-based applications</a><br>

Continuities

P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)

Publication year

2004

Confidentiality

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Article name in the collection

11th Electronic Devices and Sysrems Conference 2004

ISBN

80-214-2701-9

ISSN

—

e-ISSN

—

Number of pages

515

Pages from-to

181-184

Publisher name

VUT Brno

Place of publication

Brno

Event location

Brno, Česká republika

Event date

Sep 9, 2004

Type of event by nationality

EUR - Evropská akce

UT code for WoS article

—