All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

HARPA: Tackling Physically Induced Performance Variability

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F61989100%3A27740%2F17%3A10237290" target="_blank" >RIV/61989100:27740/17:10237290 - isvavai.cz</a>

  • Result on the web

    <a href="http://ieeexplore.ieee.org/document/7926965/" target="_blank" >http://ieeexplore.ieee.org/document/7926965/</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.23919/DATE.2017.7926965" target="_blank" >10.23919/DATE.2017.7926965</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    HARPA: Tackling Physically Induced Performance Variability

  • Original language description

    Continuously increasing application demands on both High Performance Computing (HPC) and Embedded Systems (ES) are driving the IC manufacturing industry on an everlasting scaling of devices in silicon. Nevertheless, integration and miniaturization of transistors comes with an important and non-negligible trade-off: time-zero and time-dependent performance variability. Increasing guard-bands to battle variability is not scalable, since worst-case design margins are prohibitive for downscaled technology nodes. This paper discusses the FP7-612069-HARPA project of the European Commission which aims to enable next-generation embedded and high-performance heterogeneous many-cores to cost-effectively confront variations by providing Dependable-Performance: correct functionality and timing guarantees throughout the expected lifetime of a platform under thermal, power, and energy constraints. The HARPA novelty is in seeking synergies in techniques that have been considered virtually exclusively in the ES or HPC domains (worst-case guaranteed partly proactive techniques in embedded, and dynamic best-effort reactive techniques in high-performance).

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

  • OECD FORD branch

    10201 - Computer sciences, information science, bioinformathics (hardware development to be 2.2, social aspect to be 5.8)

Result continuities

  • Project

  • Continuities

    V - Vyzkumna aktivita podporovana z jinych verejnych zdroju

Others

  • Publication year

    2017

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    Proceedings of the 2017 Design Automation and Test in Europe Conference and Exhibition

  • ISBN

    978-3-9815370-9-3

  • ISSN

    1530-1591

  • e-ISSN

    1558-1101

  • Number of pages

    6

  • Pages from-to

    97-102

  • Publisher name

    IEEE

  • Place of publication

    Vienna

  • Event location

    EPFL Campus, Lausanne

  • Event date

    Mar 27, 2017

  • Type of event by nationality

    EUR - Evropská akce

  • UT code for WoS article

    000404171500017