All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Non-blocking programmable delay line with minimal dead time and tens of picoseconds jitter

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F61989592%3A15310%2F21%3A73609091" target="_blank" >RIV/61989592:15310/21:73609091 - isvavai.cz</a>

  • Result on the web

    <a href="https://aip.scitation.org/doi/10.1063/5.0056828" target="_blank" >https://aip.scitation.org/doi/10.1063/5.0056828</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1063/5.0056828" target="_blank" >10.1063/5.0056828</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Non-blocking programmable delay line with minimal dead time and tens of picoseconds jitter

  • Original language description

    We report a non-blocking high-resolution digital delay line based on an asynchronous circuit design. Field-programmable gate array logic primitives were used as a source of delay and optimally arranged using combinatorial optimization. This approach allows for an efficient trade-off of the resolution and a delay range together with a minimized dead time operation. We demonstrate the method by implementing the delay line adjustable from 23 ns up to 1635 ns with a resolution of 10 ps. We present a detailed experimental characterization of the device focusing on thermal instability, timing jitter, and pulse spreading, which represent three main issues of the asynchronous design. We found a linear dependence of the delay on the temperature with the slope of 0.2 ps K-1 per logic primitive. We measured the timing jitter of the delay to be in the range of 7-165 ps, linearly increasing over the dynamic range of the delay. We reduced the effect of pulse spreading by introducing pulse shrinking circuits and reached the overall dead time of 4-22.5 ns within the dynamic range of the delay. The presented non-blocking delay line finds usage in applications where the dead time minimization is crucial, and tens of picoseconds of excess jitter is acceptable, such as in many advanced photonic networks.

  • Czech name

  • Czech description

Classification

  • Type

    J<sub>imp</sub> - Article in a specialist periodical, which is included in the Web of Science database

  • CEP classification

  • OECD FORD branch

    10306 - Optics (including laser optics and quantum optics)

Result continuities

  • Project

    Result was created during the realization of more than one project. More information in the Projects tab.

  • Continuities

    P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)

Others

  • Publication year

    2021

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Name of the periodical

    REVIEW OF SCIENTIFIC INSTRUMENTS

  • ISSN

    0034-6748

  • e-ISSN

  • Volume of the periodical

    92

  • Issue of the periodical within the volume

    11

  • Country of publishing house

    US - UNITED STATES

  • Number of pages

    7

  • Pages from-to

    "114712-1"-"1-114712-7"

  • UT code for WoS article

    000726048900001

  • EID of the result in the Scopus database

    2-s2.0-85120753810