P4-To-VHDL: Automatic generation of high-speed input and output network blocks

Result code in IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F63839172%3A_____%2F18%3A10133010" target="_blank" >RIV/63839172:_____/18:10133010 - isvavai.cz</a>

Alternative codes found

RIV/68407700:21240/18:00315484

Result on the web

<a href="https://www.sciencedirect.com/science/article/pii/S0141933117304787?via%3Dihub#" target="_blank" >https://www.sciencedirect.com/science/article/pii/S0141933117304787?via%3Dihub#</a>

DOI - Digital Object Identifier

<a href="http://dx.doi.org/10.1016/j.micpro.2017.10.012" target="_blank" >10.1016/j.micpro.2017.10.012</a>

Result language

angličtina

Original language name

P4-To-VHDL: Automatic generation of high-speed input and output network blocks

Original language description

High-performance embedded architectures typically contain many stand-alone blocks which communicate and exchange data; additionally a high-speed network interface is usually needed at the boundary of the system. The software-based data processing is typically slow which leads to a need for hardware accelerated approaches. The problem is getting harder if the supported protocol stack is rapidly changing. Such problem can be effectively solved by the Field Programmable Gate Arrays and high-level synthesis which together provide a high degree of generality. This approach has several advantages like fast development or possibility to enable the area of packet-oriented communication to domain oriented experts. However, the typical disadvantage of this approach is the insufficient performance of generated system from a high-level description. This can be a serious problem in the case of a system which is required to process data at high packet rates. This work presents a generator of high-speed input (Parser) and output (Deparser) network blocks from the P4 language which is designed for the description of modern packet processing devices. The tool converts a P4 description to a synthesizable VHDL code suitable for the FPGA implementation. We present design, analysis and experimental results of our generator. Our results show that the generated circuits are able to process 100 Gbps traffic with fairly complex protocol structure at line rate on Xilinx Virtex-7 XCVH580T FPGA. The approach can be used not only in networking devices but also in other applications like packet processing engines in embedded cores because the P4 language is device and protocol independent.

Czech name

—

Czech description

—

Type

J_imp - Article in a specialist periodical, which is included in the Web of Science database

CEP classification

—

OECD FORD branch

10201 - Computer sciences, information science, bioinformathics (hardware development to be 2.2, social aspect to be 5.8)

Project

Result was created during the realization of more than one project. More information in the Projects tab.

Continuities

P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)

Publication year

2018

Confidentiality

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Name of the periodical

Microprocessors and Microsystems

ISSN

0141-9331

e-ISSN

—

Volume of the periodical

56

Issue of the periodical within the volume

56

Country of publishing house

US - UNITED STATES

Number of pages

12

Pages from-to

22-33

UT code for WoS article

000423641500003

EID of the result in the Scopus database

—