All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Reducing Power Measurements of UTIA DSP platform by Cloack-Gating Technique, Report on Experimental Results

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F67985556%3A_____%2F09%3A00339887" target="_blank" >RIV/67985556:_____/09:00339887 - isvavai.cz</a>

  • Result on the web

  • DOI - Digital Object Identifier

Alternative languages

  • Result language

    angličtina

  • Original language name

    Reducing Power Measurements of UTIA DSP platform by Cloack-Gating Technique, Report on Experimental Results

  • Original language description

    With the increasing size and complexity of the today SoC systems,reduction of power consumption has become an important issue and an area of very active research. Clock gating (i.e. switching off the clock input of registers in cycles when they are not used) is one of techniques used in ASIC design to reduce dynamic power. Current FPGA devices contain multiple networks for distribution of clock signal and, in principal, allow for use of the clock gating technique. In this report, we present the resultsof power consumption measurements on design with and without clock gating technique on so called, which is a master-worker based multiprocessor architecture with MicroBlaze as master and a reprogrammable accelerator as worker. Since the worker may represent significant part of the overall design size, we have implemented the clock gating technique to reduce its power consumption in the IDLE time.

  • Czech name

  • Czech description

Classification

  • Type

    G<sub>funk</sub> - Functional sample

  • CEP classification

    BC - Theory and management systems

  • OECD FORD branch

Result continuities

  • Project

    <a href="/en/project/7H09005" target="_blank" >7H09005: SCAlable LOw Power Embedded platformS</a><br>

  • Continuities

    Z - Vyzkumny zamer (s odkazem do CEZ)

Others

  • Publication year

    2009

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Internal product ID

    záznam výsledku experimentu

  • Numerical identification

  • Technical parameters

    technicka dokumentace k experimentu

  • Economical parameters

    snížení spotřeby DSP platformy

  • Application category by cost

  • Owner IČO

    67985556

  • Owner name

    ÚTIA AV ČR, v.v

  • Owner country

    CZ - CZECH REPUBLIC

  • Usage type

    P - Využití výsledku jiným subjektem je v některých případech možné bez nabytí licence

  • Licence fee requirement

    N - Poskytovatel licence na výsledek nepožaduje licenční poplatek

  • Web page