Differential Power Analysis on FPGA board: Boundaries of Success
The result's identifiers
Result code in IS VaVaI
<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F68407700%3A21240%2F17%3A00312320" target="_blank" >RIV/68407700:21240/17:00312320 - isvavai.cz</a>
Result on the web
<a href="http://dx.doi.org/10.1109/MECO.2017.7977168" target="_blank" >http://dx.doi.org/10.1109/MECO.2017.7977168</a>
DOI - Digital Object Identifier
<a href="http://dx.doi.org/10.1109/MECO.2017.7977168" target="_blank" >10.1109/MECO.2017.7977168</a>
Alternative languages
Result language
angličtina
Original language name
Differential Power Analysis on FPGA board: Boundaries of Success
Original language description
Differential Power Analysis (DPA) is a contemporary method able to break cryptographic device via measuring and analyzing its power consumption. The success rate of the DPA method strongly depends on the measurement setup. We have investigated and evaluated the influence of measurement setup on the success rate of DPA attack against FPGA board running AES encryption. From our findings it follows that removing decoupling capacitors plays major role in success rate of the DPA attack. Replacing standard switched-mode power supply with accumulators and linear stabilizers simplifies the attack, however, its effect is not that significant.
Czech name
—
Czech description
—
Classification
Type
D - Article in proceedings
CEP classification
—
OECD FORD branch
20206 - Computer hardware and architecture
Result continuities
Project
<a href="/en/project/GA16-05179S" target="_blank" >GA16-05179S: Fault-Tolerant and Attack-Resistant Architectures Based on Programmable Devices: Research of Interplay and Common Features</a><br>
Continuities
P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)
Others
Publication year
2017
Confidentiality
S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů
Data specific for result type
Article name in the collection
Proceedings of the 6th Mediterranean Conference on Embedded Computing (MECO 2017)
ISBN
978-1-5090-6741-1
ISSN
—
e-ISSN
—
Number of pages
4
Pages from-to
92-95
Publisher name
IEEE (Institute of Electrical and Electronics Engineers)
Place of publication
—
Event location
Bar
Event date
Jun 11, 2017
Type of event by nationality
WRD - Celosvětová akce
UT code for WoS article
000428759500027