All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”
7H14007

THINGS2DO - THIN but Great Silicon 2 Design Objects

Public support

  • Provider

    Ministry of Education, Youth and Sports

  • Programme

  • Call for proposals

  • Main participants

    Ústav teorie informace a automatizace AV ČR, v. v. i.

  • Contest type

    M2 - International cooperation

  • Contract ID

    MSMT-16274/2014-1

Alternative language

  • Project name in Czech

    THINGS2DO - THIN but Great Silicon 2 Design Objects

  • Annotation in Czech

    The program THINGS2DO is focused on building the Design&Development Ecosystem for FDSOI-technology. This technology is uniquely positioned to take advantage of some very distinct strengths of the European Semiconductor Industry. The baseline 28nm FDSOI-technology is available at an inflection point in the semiconductor progression path and offers unique features at this particular point in time. 14nm-FDSOI will then take the technology’s integration potential to unprecedented levels, utilizing the design/development ecosystem developed here.

Scientific branches

  • R&D category

    AP - Applied research

  • CEP classification - main branch

    JA - Electronics and optoelectronics

  • CEP - secondary branch

    JC - Computer hardware and software

  • CEP - another secondary branch

  • OECD FORD - equivalent branches <br>(according to the <a href="http://www.vyzkum.cz/storage/att/E6EF7938F0E854BAE520AC119FB22E8D/Prevodnik_oboru_Frascati.pdf">converter</a>)

    20201 - Electrical and electronic engineering<br>20206 - Computer hardware and architecture

Completed project evaluation

  • Provider evaluation

    V - Vynikající výsledky projektu (s mezinárodním významem atd.)

  • Project results evaluation

    The project was focused on building the Design and Development Ecosystem for FD-SOI technology. This technology is uniquely positioned to take advantage of some very distinct strenghts of the European Semiconductor Industry. The team designed, implemented and documented FPGA model of EdkDSP HW accelerator IP for accelerated computation in the floating point and published two related evaluation packages.

Solution timeline

  • Realization period - beginning

    Jan 1, 2014

  • Realization period - end

    Dec 31, 2017

  • Project status

    U - Finished project

  • Latest support payment

    Mar 2, 2017

Data delivery to CEP

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

  • Data delivery code

    CEP18-MSM-7H-U/01:1

  • Data delivery date

    Jun 11, 2018

Finance

  • Total approved costs

    2,704 thou. CZK

  • Public financial support

    2,299 thou. CZK

  • Other public sources

    405 thou. CZK

  • Non public and foreign sources

    0 thou. CZK