All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Packet Triggered Architecture

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26220%2F11%3APU95347" target="_blank" >RIV/00216305:26220/11:PU95347 - isvavai.cz</a>

  • Result on the web

  • DOI - Digital Object Identifier

Alternative languages

  • Result language

    čeština

  • Original language name

    Packet Triggered Architecture

  • Original language description

    Nowadays, it is necessary a fast developing of applications with high efficiency and low power consumption. This is the basic reason to develop a configurable processor or accelerator, which can be adapted to target application with as minimal necessaryhardware as possible for better power savings. Because in the least years the processors innovations is mostly based on old concepts as increase degree of parallelism (number of a parallel processed instructions and parallel cores), bather utilization ofa memory interface and instruction/data stalls. Then we thing it is possible to develop a new approach to design processor/accelerator and the answer was yes it is. The answer for that question is called the Packet Triggered Architecture (PTA).

  • Czech name

    Packet Triggered Architecture

  • Czech description

    Nowadays, it is necessary a fast developing of applications with high efficiency and low power consumption. This is the basic reason to develop a configurable processor or accelerator, which can be adapted to target application with as minimal necessaryhardware as possible for better power savings. Because in the least years the processors innovations is mostly based on old concepts as increase degree of parallelism (number of a parallel processed instructions and parallel cores), bather utilization ofa memory interface and instruction/data stalls. Then we thing it is possible to develop a new approach to design processor/accelerator and the answer was yes it is. The answer for that question is called the Packet Triggered Architecture (PTA).

Classification

  • Type

    D - Article in proceedings

  • CEP classification

    JC - Computer hardware and software

  • OECD FORD branch

Result continuities

  • Project

  • Continuities

    S - Specificky vyzkum na vysokych skolach

Others

  • Publication year

    2011

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    Pokročilé metody, struktury a komponenty elektronické bezdrátové komunikace. Sborník semináře o řešení doktorského projektu Grantové agentury České republiky č. 102/08/H027 v roce 2011

  • ISBN

    978-80-214-4368-6

  • ISSN

  • e-ISSN

  • Number of pages

    4

  • Pages from-to

    7-10

  • Publisher name

    Neuveden

  • Place of publication

    Neuveden

  • Event location

    Brno

  • Event date

    Nov 22, 2011

  • Type of event by nationality

    CST - Celostátní akce

  • UT code for WoS article