All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Modular Signal Processing Unit for Motion Control Applications Based on System-on-Chip with FPGA

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F49777513%3A23520%2F19%3A43956275" target="_blank" >RIV/49777513:23520/19:43956275 - isvavai.cz</a>

  • Result on the web

    <a href="https://ieeexplore.ieee.org/document/8869121/" target="_blank" >https://ieeexplore.ieee.org/document/8869121/</a>

  • DOI - Digital Object Identifier

    <a href="http://dx.doi.org/10.1109/ETFA.2019.8869121" target="_blank" >10.1109/ETFA.2019.8869121</a>

Alternative languages

  • Result language

    angličtina

  • Original language name

    Modular Signal Processing Unit for Motion Control Applications Based on System-on-Chip with FPGA

  • Original language description

    Motion control systems with distributed architecture where multiple input/output devices are connected to the upper layer controller by fast digital communication (fieldbus) became an industrial standard. This paper presents design of a modular input/output device which can process signals from multiple sensors, drive multiple actuators and act as a Slave or Master node in EtherCAT fieldbus network. User-defined algorithms can be easily implemented to preprocess input signals, combine multiple signals or close local control loops with extremely high sampling rates which makes the difference to standard off-the-shelf solutions. To meet these requirements and simplify hardware design, our device is based on System-on-Chip with both programmable logic (FPGA) and classic processor (CPU) ARM cores. Data processing including user algorithms can be done entirely in FPGA which provides very low latency and no jitter, and also on CPU for more complex computations with advantage of tight integration between FPGA and CPU. In this paper we provide description of hardware design, system architecture and typical applications.

  • Czech name

  • Czech description

Classification

  • Type

    D - Article in proceedings

  • CEP classification

  • OECD FORD branch

    20205 - Automation and control systems

Result continuities

  • Project

    Result was created during the realization of more than one project. More information in the Projects tab.

  • Continuities

    P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)

Others

  • Publication year

    2019

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    Proceedings 2019 24th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)

  • ISBN

    978-1-72810-303-7

  • ISSN

    1946-0740

  • e-ISSN

    1946-0759

  • Number of pages

    7

  • Pages from-to

    857-863

  • Publisher name

    IEEE

  • Place of publication

    Piscataway, NJ

  • Event location

    Zaragoza, Spain

  • Event date

    Sep 10, 2019

  • Type of event by nationality

    WRD - Celosvětová akce

  • UT code for WoS article