Influence of Signal Processor Architecture on Generating Optimum Algorithm of Digital Signal Processing Methods

Kód výsledku v IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26220%2F01%3APU20844" target="_blank" >RIV/00216305:26220/01:PU20844 - isvavai.cz</a>

Výsledek na webu

—

DOI - Digital Object Identifier

—

Jazyk výsledku

angličtina

Název v původním jazyce

Influence of Signal Processor Architecture on Generating Optimum Algorithm of Digital Signal Processing Methods

Popis výsledku v původním jazyce

The paper summarizes the authors' experience of the working with Motorola and Texas Instruments digital signal processors, and introduces the fundamentals of effective generation of algorithms. The basic algorithm of digital filters and FFT are analysedwith respect to the optimal implementation on digital signal processors of the DSP56824 and DSP56307 families by Motorola and 5000 family by TI with a view to both compiling the algorithm in the C language and comparing it with effective algorithm writinng in the assembler. Methods of expressing the algorithm in the signal flow diagram, its adaptation to the processor architecture, and the manner of checking if the algorithm is correct and effective are mentioned.

Název v anglickém jazyce

Influence of Signal Processor Architecture on Generating Optimum Algorithm of Digital Signal Processing Methods

Popis výsledku anglicky

The paper summarizes the authors' experience of the working with Motorola and Texas Instruments digital signal processors, and introduces the fundamentals of effective generation of algorithms. The basic algorithm of digital filters and FFT are analysedwith respect to the optimal implementation on digital signal processors of the DSP56824 and DSP56307 families by Motorola and 5000 family by TI with a view to both compiling the algorithm in the C language and comparing it with effective algorithm writinng in the assembler. Methods of expressing the algorithm in the signal flow diagram, its adaptation to the processor architecture, and the manner of checking if the algorithm is correct and effective are mentioned.

Druh

C - Kapitola v odborné knize

CEP obor

JA - Elektronika a optoelektronika, elektrotechnika

OECD FORD obor

—

Projekt

<a href="/cs/project/GA102%2F00%2F1084" target="_blank" >GA102/00/1084: RTD technologie hláskové separace zamaskované v hluku</a><br>

Návaznosti

Z - Vyzkumny zamer (s odkazem do CEZ)

Rok uplatnění

2001

Kód důvěrnosti údajů

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Název knihy nebo sborníku

Advances in Systems Science: Measurement, Circuits and Control

ISBN

960-8052-39-4

Počet stran výsledku

4

Strana od-do

445-448

Počet stran knihy

—

Název nakladatele

WSES Press

Místo vydání

Piraeus, GREECE

Kód UT WoS kapitoly

—