All

What are you looking for?

All
Projects
Results
Organizations

Quick search

  • Projects supported by TA ČR
  • Excellent projects
  • Projects with the highest public support
  • Current projects

Smart search

  • That is how I find a specific +word
  • That is how I leave the -word out of the results
  • “That is how I can find the whole phrase”

Simulation model of Digital Clock and Data Recovery for Strongly Disturbed Signals

The result's identifiers

  • Result code in IS VaVaI

    <a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26220%2F07%3APU67577" target="_blank" >RIV/00216305:26220/07:PU67577 - isvavai.cz</a>

  • Result on the web

  • DOI - Digital Object Identifier

Alternative languages

  • Result language

    angličtina

  • Original language name

    Simulation model of Digital Clock and Data Recovery for Strongly Disturbed Signals

  • Original language description

    The paper describes VHDL-AMS simulation model of a digital link (with a signal source) together with "software" clock and data recovery module [1] and common recovery circuit incorporating a PLL. Performance of both methods is compared and discussed. Models were created to help to improve the software recovery method. All simulations were performed in the Mentor Graphic's SystemVision 4.4 environment using VHDL-AMS [2] models of signal source, data path and recovery circuits. The soft-ware recovery algorithm is written in synthesizable subset of VHDL and can be directly used as a part of an FPGA design.

  • Czech name

    Simulační model hardwarové a softwarové obnovy datového a hodinového signálu ze silně zarušených signálů

  • Czech description

    The paper describes VHDL-AMS simulation model of a digital link (with a signal source) together with "software" clock and data recovery module [1] and common recovery circuit incorporating a PLL. Performance of both methods is compared and discussed. Models were created to help to improve the software recovery method. All simulations were performed in the Mentor Graphic's SystemVision 4.4 environment using VHDL-AMS [2] models of signal source, data path and recovery circuits. The soft-ware recovery algorithm is written in synthesizable subset of VHDL and can be directly used as a part of an FPGA design.

Classification

  • Type

    D - Article in proceedings

  • CEP classification

    JA - Electronics and optoelectronics

  • OECD FORD branch

Result continuities

  • Project

    Result was created during the realization of more than one project. More information in the Projects tab.

  • Continuities

    P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)<br>Z - Vyzkumny zamer (s odkazem do CEZ)<br>S - Specificky vyzkum na vysokych skolach

Others

  • Publication year

    2007

  • Confidentiality

    S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Data specific for result type

  • Article name in the collection

    Proceedings of the 13th Conference Student EEICT 2007

  • ISBN

    978-80-214-3410

  • ISSN

  • e-ISSN

  • Number of pages

    5

  • Pages from-to

    266-270

  • Publisher name

    Ing. Zdeněk Novotný CSc., Ondráčková 105, Brno

  • Place of publication

    Vysoké učení technické v Brně

  • Event location

    Brno

  • Event date

    Apr 26, 2007

  • Type of event by nationality

    CST - Celostátní akce

  • UT code for WoS article