A Basic Approach to Fault Tolerance of Data Paths of HLS-synthesized Systems and its Evaluation
The result's identifiers
Result code in IS VaVaI
<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26230%2F17%3APU126419" target="_blank" >RIV/00216305:26230/17:PU126419 - isvavai.cz</a>
Result on the web
<a href="http://www.fit.vutbr.cz/research/pubs/all.php?id=11451" target="_blank" >http://www.fit.vutbr.cz/research/pubs/all.php?id=11451</a>
DOI - Digital Object Identifier
—
Alternative languages
Result language
angličtina
Original language name
A Basic Approach to Fault Tolerance of Data Paths of HLS-synthesized Systems and its Evaluation
Original language description
In this presentation, an approach to fault-tolerant systems design and synthesis based on High-level Synthesis (HLS) is shown. A description and evaluation of the impacts of HLS optimization methods are shown as well. The higher reliability is achieved through modification of input description in the C++ programming language, which the HLS synthesis tools are based on. Our work targets SRAM-based FPGAs, which are prone to Single Event Upsets (SEUs). For the evaluation of the impacts of faults we use our evaluation platform, which allows us to test fault tolerance properties of the Design Under Test (DUT). The evaluation platform is based on functional verification combined with fault injection.
Czech name
—
Czech description
—
Classification
Type
D - Article in proceedings
CEP classification
—
OECD FORD branch
20206 - Computer hardware and architecture
Result continuities
Project
Result was created during the realization of more than one project. More information in the Projects tab.
Continuities
P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)<br>S - Specificky vyzkum na vysokych skolach
Others
Publication year
2017
Confidentiality
S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů
Data specific for result type
Article name in the collection
Proceedings of the 5th Prague Embedded Systems Workshop
ISBN
978-80-01-06178-7
ISSN
—
e-ISSN
—
Number of pages
2
Pages from-to
79-80
Publisher name
Faculty of Information Technology, Czech Technical University
Place of publication
Roztoky u Prahy
Event location
Roztoky u Prahy
Event date
Jun 29, 2017
Type of event by nationality
EUR - Evropská akce
UT code for WoS article
—