Reconfiguration Based Fault Tolerant Systems Design - Survey of Approaches
The result's identifiers
Result code in IS VaVaI
<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F68407700%3A21240%2F10%3A00171371" target="_blank" >RIV/68407700:21240/10:00171371 - isvavai.cz</a>
Result on the web
—
DOI - Digital Object Identifier
—
Alternative languages
Result language
angličtina
Original language name
Reconfiguration Based Fault Tolerant Systems Design - Survey of Approaches
Original language description
Dependability and reliability of FPGAs is today's most discussed problem while talking about their usage in critical mission application. The biggest advantage of the FPGAs is significantly lower time and cost needed to develop prototypes compared to ASICs. This is mostly achieved due to FPGA ability to change programmed function in range of tens of microseconds. That is the time required to perform partial reconfiguration or to download completely new bitstream into FPGA. Reconfiguration is the most often discussed while we talking about FPGA and Fault-Tolerant design. It's the most powerful option we have to create fault-tolerant design in FPGA, but on the other hand it also brings out a lot of problems. Design using partial reconfiguration is more complex to place and route and reconfiguration hardware itself can be source of faults. Overall the reconfiguration proposes various options to create fault-tolerant and dependable design in FPGA....
Czech name
—
Czech description
—
Classification
Type
D - Article in proceedings
CEP classification
JC - Computer hardware and software
OECD FORD branch
—
Result continuities
Project
<a href="/en/project/GA102%2F09%2F1668" target="_blank" >GA102/09/1668: SoC circuits reliability and availability improvement</a><br>
Continuities
Z - Vyzkumny zamer (s odkazem do CEZ)
Others
Publication year
2010
Confidentiality
S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů
Data specific for result type
Article name in the collection
6th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science
ISBN
978-80-87342-10-7
ISSN
—
e-ISSN
—
Number of pages
8
Pages from-to
—
Publisher name
NOVPRESS
Place of publication
Brno
Event location
Mikulov
Event date
Oct 22, 2010
Type of event by nationality
EUR - Evropská akce
UT code for WoS article
—