CHIRP SINE GENERATION ON FIX-POINT FPGA

Kód výsledku v IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26220%2F19%3APU134434" target="_blank" >RIV/00216305:26220/19:PU134434 - isvavai.cz</a>

Výsledek na webu

—

DOI - Digital Object Identifier

—

Jazyk výsledku

angličtina

Název v původním jazyce

CHIRP SINE GENERATION ON FIX-POINT FPGA

Popis výsledku v původním jazyce

This paper deals with a logarithmic and a linear chirp sine generation on a fix-point FPGA. Basic overview of the logarithmic chirp sine signal and its usage is provided. Then, methods of software signal generation are described and their pros and cons are mentioned. A point-to-point method, which is able to generate both signals mentioned above, is selected for implementation. Its limitations, such as resolution limit, number wrapping and result rounding, are revealed. Moreover, a formula for maximal error caused by fix-point length, signal frequency, sampling frequency and signal parameters is presented. Therefore, the parameters for a maximal error can be calculated, so the implementation can be modified to fulfil a specific application needs. Furthermore, parameters are calculated to fulfil vibration testing criteria according to IEC:60068-2-6, then the method is implemented to a fix-point FPGA and used for a vibration testing.

Název v anglickém jazyce

CHIRP SINE GENERATION ON FIX-POINT FPGA

Popis výsledku anglicky

This paper deals with a logarithmic and a linear chirp sine generation on a fix-point FPGA. Basic overview of the logarithmic chirp sine signal and its usage is provided. Then, methods of software signal generation are described and their pros and cons are mentioned. A point-to-point method, which is able to generate both signals mentioned above, is selected for implementation. Its limitations, such as resolution limit, number wrapping and result rounding, are revealed. Moreover, a formula for maximal error caused by fix-point length, signal frequency, sampling frequency and signal parameters is presented. Therefore, the parameters for a maximal error can be calculated, so the implementation can be modified to fulfil a specific application needs. Furthermore, parameters are calculated to fulfil vibration testing criteria according to IEC:60068-2-6, then the method is implemented to a fix-point FPGA and used for a vibration testing.

Druh

O - Ostatní výsledky

CEP obor

—

OECD FORD obor

20205 - Automation and control systems

Projekt

—

Návaznosti

S - Specificky vyzkum na vysokych skolach

Rok uplatnění

2019

Kód důvěrnosti údajů

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů