NetCOPE: Platforma pro rychlý vývoj síťových aplikací

Kód výsledku v IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26230%2F08%3APU76703" target="_blank" >RIV/00216305:26230/08:PU76703 - isvavai.cz</a>

Nalezeny alternativní kódy

RIV/63839172:_____/08:00000920

Výsledek na webu

—

DOI - Digital Object Identifier

—

Jazyk výsledku

angličtina

Název v původním jazyce

NetCOPE: Platform for Rapid Development of Network Applications

Popis výsledku v původním jazyce

Rapid development in area of network technologies and the bandwidth increase to 1Gbps or 10Gbps puts more and more requirements to devices, that have to process or analyze a network traffic. The results from numerous research works show that the performance of conventional processors is not sufficient for many applications. As an reasonable alternative the splitting of computation task between a processor and an acceleration card with FPGA chips is proposed. This paper describes the basic scope of system architecture for rapid development of network applications based on the connection of a processor and an acceleration card - NetCOPE. The proposed platform implements the parts common for most of applications such as I/O blocks, connection of an application acceleration core to a system bus and fast DMA transfers. Using the platform a designer is concentrated on realization of the target application only and can easily move its designs to different development boards.<br>

Název v anglickém jazyce

NetCOPE: Platform for Rapid Development of Network Applications

Popis výsledku anglicky

Rapid development in area of network technologies and the bandwidth increase to 1Gbps or 10Gbps puts more and more requirements to devices, that have to process or analyze a network traffic. The results from numerous research works show that the performance of conventional processors is not sufficient for many applications. As an reasonable alternative the splitting of computation task between a processor and an acceleration card with FPGA chips is proposed. This paper describes the basic scope of system architecture for rapid development of network applications based on the connection of a processor and an acceleration card - NetCOPE. The proposed platform implements the parts common for most of applications such as I/O blocks, connection of an application acceleration core to a system bus and fast DMA transfers. Using the platform a designer is concentrated on realization of the target application only and can easily move its designs to different development boards.<br>

Druh

D - Stať ve sborníku

CEP obor

JC - Počítačový hardware a software

OECD FORD obor

—

Projekt

—

Návaznosti

Z - Vyzkumny zamer (s odkazem do CEZ)

Rok uplatnění

2008

Kód důvěrnosti údajů

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Název statě ve sborníku

Proc. of 2008 IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop

ISBN

978-1-4244-2276-0

ISSN

—

e-ISSN

—

Počet stran výsledku

6

Strana od-do

—

Název nakladatele

IEEE Computer Society

Místo vydání

Bratislava

Místo konání akce

Bratislava

Datum konání akce

16. 4. 2008

Typ akce podle státní příslušnosti

WRD - Celosvětová akce

Kód UT WoS článku

—