Fast Reconfigurable Hash Functions for Network Flow Hashing in FPGAs

Kód výsledku v IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26230%2F18%3APU130723" target="_blank" >RIV/00216305:26230/18:PU130723 - isvavai.cz</a>

Výsledek na webu

<a href="http://www.fit.vutbr.cz/research/pubs/all.php?id=11706" target="_blank" >http://www.fit.vutbr.cz/research/pubs/all.php?id=11706</a>

DOI - Digital Object Identifier

<a href="http://dx.doi.org/10.1109/AHS.2018.8541401" target="_blank" >10.1109/AHS.2018.8541401</a>

Jazyk výsledku

angličtina

Název v původním jazyce

Fast Reconfigurable Hash Functions for Network Flow Hashing in FPGAs

Popis výsledku v původním jazyce

Efficient monitoring of high speed computer networks operating with a 100 Gigabit per second (Gbps) data throughput requires a suitable hardware acceleration of its key components. We present a platform capable of automated design of hash functions suitable for network flow hashing. The platform employs a multi-objective linear genetic programming developed for the hash function design. We evolved high-quality hash functions and implemented them in a field programmable gate array (FPGA). Several evolved hash functions were combined together in order to form a new reconfigurable hash function. The proposed reconfigurable design significantly reduces the area on a chip while the maximum operation frequency remains very close to the fastest hash functions. Properties of evolved hash functions were compared with the state-of-the-art hash functions in terms of the quality of hashing, area and operation frequency in the FPGA.

Název v anglickém jazyce

Fast Reconfigurable Hash Functions for Network Flow Hashing in FPGAs

Popis výsledku anglicky

Efficient monitoring of high speed computer networks operating with a 100 Gigabit per second (Gbps) data throughput requires a suitable hardware acceleration of its key components. We present a platform capable of automated design of hash functions suitable for network flow hashing. The platform employs a multi-objective linear genetic programming developed for the hash function design. We evolved high-quality hash functions and implemented them in a field programmable gate array (FPGA). Several evolved hash functions were combined together in order to form a new reconfigurable hash function. The proposed reconfigurable design significantly reduces the area on a chip while the maximum operation frequency remains very close to the fastest hash functions. Properties of evolved hash functions were compared with the state-of-the-art hash functions in terms of the quality of hashing, area and operation frequency in the FPGA.

Druh

D - Stať ve sborníku

CEP obor

—

OECD FORD obor

20206 - Computer hardware and architecture

Projekt

<a href="/cs/project/LTC18053" target="_blank" >LTC18053: Pokročilé metody Nature-Inspired optimalizačních algoritmů a HPC implementace pro řešení reálných aplikací</a><br>

Návaznosti

P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)

Rok uplatnění

2018

Kód důvěrnosti údajů

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Název statě ve sborníku

Proceedings of the 2018 NASA/ESA Conference on Adaptive Hardware and Systems

ISBN

978-1-5386-7753-7

ISSN

—

e-ISSN

—

Počet stran výsledku

7

Strana od-do

257-263

Název nakladatele

Institute of Electrical and Electronics Engineers

Místo vydání

Edinburgh

Místo konání akce

Edinbugh

Datum konání akce

6. 8. 2018

Typ akce podle státní příslušnosti

WRD - Celosvětová akce

Kód UT WoS článku

—