Testing Reliability of Smart Electronic Locks: Analysis and the First Steps Towards

Kód výsledku v IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F00216305%3A26230%2F19%3APU134153" target="_blank" >RIV/00216305:26230/19:PU134153 - isvavai.cz</a>

Výsledek na webu

<a href="https://www.fit.vut.cz/research/publication/11968/" target="_blank" >https://www.fit.vut.cz/research/publication/11968/</a>

DOI - Digital Object Identifier

<a href="http://dx.doi.org/10.1109/DSD.2019.00079" target="_blank" >10.1109/DSD.2019.00079</a>

Jazyk výsledku

angličtina

Název v původním jazyce

Testing Reliability of Smart Electronic Locks: Analysis and the First Steps Towards

Popis výsledku v původním jazyce

This research paper presents the analysis of electronic smart locks and explores the influences of faults on its controller unit. Electronic smart locks often utilize stepper motor as an actuator. Stepper motors, however, need a controller, which is usually implemented in a processor. The aim of our research is to examine the consequences of failing controller processor. In our previous research, we developed a platform for fault tolerance testing with the ability to monitor the impacts on the mechanical part. We also developed a framework for accelerated testing of fault tolerance properties. The processor can be implemented in an FPGA (Field Programmable Gate Array) in order to be able to emulate HW faults inside the processor. In this paper, the concept of testing a smart lock is presented alongside with the first experimental results utilizing direct generation of invalid stimuli for the stepper motor. In our research, we found out, that random errors probably could not be used to unauthorized unlock, especially if the lock utilizes a mechanical gearbox. Deeper logic and knowledge of the correct sequence of steps used by the selected motor are needed to perform the attack to unlock the lock. On the other hand, random sequences could cause that the lock will not be locked by falsifying the lock request sequence. The second interesting fact is that  x % of faults in the valid sequence give the same rotation angle as 100-x % of faults.

Název v anglickém jazyce

Testing Reliability of Smart Electronic Locks: Analysis and the First Steps Towards

Popis výsledku anglicky

This research paper presents the analysis of electronic smart locks and explores the influences of faults on its controller unit. Electronic smart locks often utilize stepper motor as an actuator. Stepper motors, however, need a controller, which is usually implemented in a processor. The aim of our research is to examine the consequences of failing controller processor. In our previous research, we developed a platform for fault tolerance testing with the ability to monitor the impacts on the mechanical part. We also developed a framework for accelerated testing of fault tolerance properties. The processor can be implemented in an FPGA (Field Programmable Gate Array) in order to be able to emulate HW faults inside the processor. In this paper, the concept of testing a smart lock is presented alongside with the first experimental results utilizing direct generation of invalid stimuli for the stepper motor. In our research, we found out, that random errors probably could not be used to unauthorized unlock, especially if the lock utilizes a mechanical gearbox. Deeper logic and knowledge of the correct sequence of steps used by the selected motor are needed to perform the attack to unlock the lock. On the other hand, random sequences could cause that the lock will not be locked by falsifying the lock request sequence. The second interesting fact is that  x % of faults in the valid sequence give the same rotation angle as 100-x % of faults.

Druh

D - Stať ve sborníku

CEP obor

—

OECD FORD obor

20206 - Computer hardware and architecture

Projekt

Výsledek vznikl pri realizaci vícero projektů. Více informací v záložce Projekty.

Návaznosti

P - Projekt vyzkumu a vyvoje financovany z verejnych zdroju (s odkazem do CEP)<br>S - Specificky vyzkum na vysokych skolach

Rok uplatnění

2019

Kód důvěrnosti údajů

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Název statě ve sborníku

Proceedings of the 2019 22nd Euromicro Conference on Digital System Design

ISBN

978-1-7281-2861-0

ISSN

—

e-ISSN

—

Počet stran výsledku

8

Strana od-do

506-513

Název nakladatele

Institute of Electrical and Electronics Engineers

Místo vydání

Kalithea

Místo konání akce

Athos Palace Hotel, Solinas, Kallithea 63077, Ch

Datum konání akce

28. 8. 2019

Typ akce podle státní příslušnosti

WRD - Celosvětová akce

Kód UT WoS článku

—