Test Decompressor Effectivity Improvement

Kód výsledku v IS VaVaI

<a href="https://www.isvavai.cz/riv?ss=detail&h=RIV%2F46747885%3A24220%2F16%3A00000296" target="_blank" >RIV/46747885:24220/16:00000296 - isvavai.cz</a>

Výsledek na webu

<a href="http://dsd-seaa2016.cs.ucy.ac.cy/index.php?p=DSD2016" target="_blank" >http://dsd-seaa2016.cs.ucy.ac.cy/index.php?p=DSD2016</a>

DOI - Digital Object Identifier

<a href="http://dx.doi.org/10.1109/DSD.2016.32" target="_blank" >10.1109/DSD.2016.32</a>

Jazyk výsledku

angličtina

Název v původním jazyce

Test Decompressor Effectivity Improvement

Popis výsledku v původním jazyce

We propose a sequential test pattern decompressor enabling dynamic reseeding. It reduces dependency between the decompressor output bits during the first few clock cycles after decompressor reset. Due to this fact, a lower number of clock cycles is necessary to be performed in order to encode test patterns. We evaluated features influencing the decompression quality and the hardware overhead for different decompressor principles. According to the evaluation results, we propose a decompressor combining a combinational linear decompressor and an LFSR like automaton; we place the combinational decompressor on the LFSR inputs. We demonstrate that due to this arrangement the combined decompressor can be used without any phase shifter and/or state skipping ability of the LFSR. We have experimentally verified that adopting the proposed decompressor structure improves test coverage, saves the hardware resources and shortens the test application time.

Název v anglickém jazyce

Test Decompressor Effectivity Improvement

Popis výsledku anglicky

We propose a sequential test pattern decompressor enabling dynamic reseeding. It reduces dependency between the decompressor output bits during the first few clock cycles after decompressor reset. Due to this fact, a lower number of clock cycles is necessary to be performed in order to encode test patterns. We evaluated features influencing the decompression quality and the hardware overhead for different decompressor principles. According to the evaluation results, we propose a decompressor combining a combinational linear decompressor and an LFSR like automaton; we place the combinational decompressor on the LFSR inputs. We demonstrate that due to this arrangement the combined decompressor can be used without any phase shifter and/or state skipping ability of the LFSR. We have experimentally verified that adopting the proposed decompressor structure improves test coverage, saves the hardware resources and shortens the test application time.

Druh

D - Stať ve sborníku

CEP obor

JC - Počítačový hardware a software

OECD FORD obor

—

Projekt

—

Návaznosti

I - Institucionalni podpora na dlouhodoby koncepcni rozvoj vyzkumne organizace

Rok uplatnění

2016

Kód důvěrnosti údajů

S - Úplné a pravdivé údaje o projektu nepodléhají ochraně podle zvláštních právních předpisů

Název statě ve sborníku

Proceedings - 19th Euromicro Conference on Digital System Design, DSD 2016

ISBN

978-1-5090-2816-0

ISSN

—

e-ISSN

—

Počet stran výsledku

4

Strana od-do

661-664

Název nakladatele

IEEE

Místo vydání

Limassol, Cyprus

Místo konání akce

Limassol, Cyprus

Datum konání akce

1. 1. 2016

Typ akce podle státní příslušnosti

WRD - Celosvětová akce

Kód UT WoS článku

—